Matt D. Engeriser

Male, 54 years old

Digital design experience with substantial focus on complex FPGA design. Focus in telecom, networking, embedded processor and high speed serial applications. Experience in architecture, coding, simulation and back-end tool flow. Experience with Xilinx and some Altera, verilog/VHDL languages, Modelsim, Synplicity, ISE/EDK and Quartus. Specialties Project management, system and chip architecture, verilog/VHDL coding, simulation, synthesis, back-end tools. read more ...
  • road cycling
  • University Of Illinois At Urbana-champaign
  • Glenbard West High School
  • Il
  • Senior Engineer At Motorola

Public Records

Arrest Records

Possible Social Links

Scroll